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Abstract—Using energy ‘harvested’ from the environment to
power autonomous embedded systems is an attractive ideal,
alleviating the burden of periodic battery replacement. However,
such energy sources are typically low-current and transient, with
high temporal and spatial variability. To overcome this, large
energy buffers such as supercapacitors or batteries are typically
incorporated to achieve energy neutral operation, where the en-
ergy consumed over a certain period of time is equal to the energy
harvested. Large energy buffers, however, pose environmental
issues in addition to increasing the size and cost of systems.
In this paper we propose a novel power neutral performance
scaling approach for multiprocessor system-on-chips (MP-SoCs)
powered by energy harvesting. Under power neutral operation,
the system’s performance is dynamically scaled through DVFS
and DPM such that the instantaneous power consumption is
approximately equal to the instantaneous harvested power. Power
neutrality means that large energy buffers are no longer re-
quired, while performance scaling ensures that available power
is effectively utilised. The approach is experimentally validated
using the Samsung Exynos5422 big.LITTLE SoC directly coupled
to a monocrystalline photovoltaic array, with only 47mF of
intermediate energy storage. Results show that the proposed
approach is successful in tracking harvested power, stabilising
the supply voltage to within 5% of the target value for over
93% of the test duration, resulting in the execution of 69% more
instructions compared to existing static approaches.
I. INTRODUCTION
With recent developments in compiler and runtime opti-
misation, multicore systems are able to outperform single-
core systems in both performance and power consumption
[1]. As such, heterogeneous multiprocessor system-on-chips
(MP-SoCs) are rapidly becoming the de-facto technology for
powering modern, high-performance embedded devices. When
considering autonomous embedded devices, such as typical
Internet of Things (IoT) end-devices, maintaining a low power-
budget is essential. This is due to the fact that they are
often battery powered, meaning that their lifetimes becomes
restricted by battery capacity and discharge rate [2]. Motivated
by the limited, finite lifetimes achievable using batteries, re-
search has more recently looked to supplement, or even replace
batteries by means of energy harvesting (EH). This is where
devices scavenge ambient energy from their environments [3]
(e.g. from vibrations, light, thermal gradients etc) in order
to be self-sufficient. Although this provides a sustainable
solution whereby lifetimes become potentially infinite [4], the
Experimental data used in this paper can be found at
DOI:10.5258/SOTON/403155 (http://dx.doi.org/10.5258/SOTON/403155).
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Fig. 1. Experimentally obtained data showing the varying power output of a
250cm2 solar cell over the course of a day.
energy harvested from these sources is inherently transient and
unpredictable.
Consider the power output of a solar cell array, shown in
Fig. 1. Here, the harvested power exhibits both ‘micro’ vari-
ability (where the power changes rapidly due to shadowing)
and ‘macro’ variability (where the power changes more slowly
over the course of the day). Conventionally, in order to deal
with this unpredictable energy harvest, an energy buffer is
employed between the harvester and the device to smooth VCC
and make it appear relatively constant, similar to a battery-
powered system. Typically, in EH systems this energy buffer
takes the form of a supercapacitor due to their increased power
densities and enhanced operational lifetimes [5]. Considering a
simple EH system (Fig. 2), if the supercapacitor is sufficiently
large that the microcontroller operates perpetually, this is
known as energy neutral operation. Under energy neutrality,
the energy harvested in times of copious harvest compensates
for the deficit when the harvest is diminished [6]. As such
the energy consumed is equal to the energy harvested over a
period of time, T (e.g. typically 24 hours for solar powered
devices).
Whilst energy neutral operation offers a viable method of
overcoming variability in EH supplies, it also has weaknesses.
The addition of energy storage introduces energy losses due to
parasitic leakage currents, causes deterioration in performance
over time [7], increases device size and cost [8] and requires
the addition of maximum power point tracking (MPPT) cir-
cuits and algorithms to operate efficiently.
To address these issues, research has targeted storageless
systems powered directly by energy harvesting, without ad-
ditional energy buffers. ‘SolarTune’ [9], demonstrates such a
system where a multicore CPU platform is coupled directly
to a photovoltaic (PV) EH source. SolarTune uses harvesting-
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Fig. 2. Schematic illustrating the circuit topology of a typical simple system
powered by solar energy harvesting.
aware runtime task scheduling (similar to [10]) to adapt per-
formance with respect to the predicted availability of harvested
solar energy such that no significant energy buffer is required
[9]. These schemes, however, rely heavily upon accurate
prediction of future availability of harvested power, making
them unsuitable for use with sources exhibiting significant
‘micro’ variability which is almost impossible to predict.
The power neutral operating paradigm [11], where a de-
vice’s performance is dynamically modulated such that in-
stantaneous power consumption matches the instantaneous
harvested power, negates the need for energy storage. The
authors demonstrate a practical implementation on an ultra-
low power single-core MCU where power consumption is
controlled through dynamic frequency scaling (DFS). This
instantaneous performance scaling approach has the advantage
that it does not rely upon the prediction of available harvested
power, making it much more suitable for EH sources with
significant ‘micro’ variability.
In this paper, we extend the concept of power neutral
operation to a heterogeneous multi-core applications processor,
and propose a novel performance scaling approach (Section II)
by controlling both DVFS (dynamic frequency and voltage
scaling) and DPM (dynamic power management). The ap-
proach is modelled (Section III) and experimentally validated
(Sections IV and V) using energy harvested by photovoltaic
cells.
II. POWER NEUTRAL PERFORMANCE SCALING USING
DVFS AND DPM
Fig. 3 illustrates the concept of power neutrality. Here,
the EH system depicted in Fig. 2 is considered, where the
harvested power varies sinusoidally such that the source is
transient (shown in green). The addition of a tiny capacitance
results in a marginal lifetime increase (shown in red), however,
if the device’s performance (and hence power consumption) is
gracefully reduced, a much more significant increase can be
realised (shown in blue), potentially alleviating the burden of
system hibernation.
In MP-SoCs, this ‘on-the-fly’ performance scaling can be
best achieved through DVFS and DPM (in this work, we
provide DPM through the enabling and disabling of CPU cores
at runtime, also known as core hot-plugging). The combination
of these two power management techniques results in a
variety of operating performance points (OPPs), each with
associated power consumptions. Fig. 4 shows this for a typical
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Fig. 3. Behaviour of an EH system to a transient input (green), with (blue)
and without (red) power neutral performance scaling.
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platform whilst running CPU intensive ray tracing software [12].
heterogeneous MP-SoC platform (the Samsung Exynos5422
big.LITTLE SoC used for experimental validation in Section
IV, featuring four ‘big’ high performance ARM A15 cores,
and four ‘LITTLE’ low-performance ARM A7 cores).
The challenge when devising an effective power neutral
control algorithm for heterogeneous MP-SoCs is quickly, and
accurately, identifying the correct OPP at any given instant,
such that the consumed power is as close as possible to,
without exceeding, the available harvested power.
A. Proposed Control Approach
The proposed approach uses two voltage thresholds, Vhigh
and Vlow, which are dynamically adjusted as shown in Fig.
3. These thresholds monitor the input voltage VC across the
small capacitor, C, which buffers any latency in the control
system (detailed in Section IV-A). Fig. 3 also introduces
two algorithmic parameters, Vwidth and Vq for which optimal
values are selected through simulation in Section III.
Initially Vhigh and Vlow are calibrated such that they bound
VC , with a voltage Vwidth between them, explicitly:
Vhigh(t = 0) = VC+
Vwidth
2
and Vlow(t = 0) = VC− Vwidth
2
(1)
In the event of a reduction in harvested power, VC crosses
the Vlow threshold and the device moves to a lower OPP (as
determined below). Following this, the thresholds are reduced
by Vq . If the harvested power continues to fall, this process
is repeated such that the thresholds follow VC , ‘tracking’ the
harvested power supply. A similar but opposite process occurs
as harvested power increases and VC crosses Vhigh.
B. Operating Performance Point Selection
Fig. 5 illustrates how the performance scaling response is
determined in the event of a threshold being reached. Initially,
as the latency associated with frequency scaling is typically
lower than that associated with core hot-plugging [13], DVFS
is performed to deal with ‘micro’ variation in the harvested
power supply. More specifically, linear control is applied, and
the system’s operating frequency is migrated to the next lowest
of N predefined operating frequency levels (f0, f1 . . . fN−1).
Secondly, to deal with the ‘macro’ variation in the harvested
supply, derivative control is applied to calculate a core hot-
plugging response so that the number of active cores is
proportional to dVC/dt.
To explain the way in which the core hot-plugging response
is determined, given that we are working within a heteroge-
neous multicore architecture, it is useful to define two ternary
‘core scaling factors’: Sb for ‘big’ cores, SL for ‘LITTLE’
cores, where:
Sx =

1 denotes the addition of a core of type x
0 denotes no alteration
−1 denotes the removal of a core of type x
Two constant gradient threshold parameters α and β are also
defined for ‘LITTLE’ and ‘big’ cores respectively, which
represent the minimum gradient required to warrant a change
in the existing core configuration.
Sb =

1 if dVCdt > β
−1 if dVCdt < −β
0 otherwise
, SL =

1 if dVCdt > α
−1 if dVCdt < −α
0 otherwise
(2)
To minimise overhead, dVC/dt is approximated each time VC
crosses a threshold as:
dVC
dt
≈ ∆VC
∆τ
=
Vq
τ
(3)
Where τ is the time which has elapsed since the previous
approximation, as shown in Fig. 5. Substituting this into (2)
and considering the case when the Vlow threshold is crossed,
the core scaling response is:
Sb =
{
−1 if τ < Vqβ
0 otherwise
, SL =
{
−1 if τ < Vqα
0 otherwise
A ‘big’ core is removed if the rate of change in VC is greater
than β, a ‘LITTLE’ core is removed if the rate of change
in VC is greater than α, else, the core configuration remains
constant. Again, a similar but opposite control flow occurs in
the event of an increase in harvested power.
III. SYSTEM MODELLING AND SIMULATION
To obtain values for parameters Vwidth, Vq, α and β, the
proposed approach was simulated using Matlab-Simulink. A
model describing the power-OPP characteristics of the MP-
SoC platform was created using experimentally obtained data.
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Fig. 5. Flowchart depicting the principles of the power neutral performance
scaling approach using DVFS and core hot-plugging.
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Fig. 6. Simulation showing operation of the control algorithm. Parameters
Vwidth=0.2V; Vq=80mV; α=0.1Vs-1; and β=0.12Vs-1.
This model was used in conjunction with the standard Sim-
scape blockset to realise the proposed system shown in Fig.
2. The PV EH source was modelled using the solar cell
equivalent circuit shown, described mathematically by:
I = Il − I0
(
exp
(
V +RsI
NVT
)
− 1
)
− V +RsI
Rp
(4)
where I0 is the diode saturation current, Rs and Rp are the
series and parallel resistances, VT is the thermal voltage, N
is the quality factor, and Il is the solar generated current. Rs,
Rp and N were selected to approximate the behaviour of the
PV array used for experimental validation in Section IV, and
experimentally obtained solar irradiance data was used for Il.
Two congruent systems were developed: one where OPPs
are selected by a C program implementing the proposed con-
trol approach, and one where the performance is static. Eight
DVFS frequencies corresponding to linearly spaced power
consumption nodes were chosen, these are 0.2, 0.45, 0.72,
0.92, 1.1, 1.2, 1.3 and 1.4GHz. Simulations were performed
using the Matlab ODE23 solver for multiple parameter com-
binations whilst assessing the control strategy’s performance.
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Fig. 6 shows the simulated behaviour of each system in
a period of sudden shadowing. The blue line shows the be-
haviour of the system with static performance, and the magenta
line shows the behaviour using the proposed approach. Here,
the control algorithm is effective in scaling performance such
that VC does not fall below the minimum operating voltage,
Vmin, as would happen without it. Through analysing the
stability in VC , more specifically the proportion of time spent
within 5% of the target voltage, best performing values for
parameters Vwidth, Vq, α and β were determined as 144mV,
47.9mV, 0.120Vs-1 and 0.479Vs-1 respectively.
IV. EXPERIMENTAL VALIDATION
The proposed approach was implemented on the ODROID
XU4 development board, built around the Samsung
Exynos5422 big.LITTLE SoC. The processor features 8
CPU cores (4× ‘LITTLE’ ARM A7 cores and 4× ‘big’
ARM A15 cores), and operates between 4.1V and 5.7V.
The platform was benchmarked using a CPU intensive ray
tracing application (smallpt [12]) to provide a parallelisable
and intensive workload. Fig. 7 illustrates how the board’s
performance varies with power consumption across multiple
OPPs. The performance metric used here is the number of
frames rendered per second (FPS) at a quality of 5 samples
per pixel.
Fig. 8 shows a schematic of the proposed system consisting
of three parts: an EH source (in this case a PV array), a
capacitor to buffer any latency in the control system (detailed
in Section IV-A) and the load, an ODROID XU-4 running the
power budgeting software proposed in this paper. In order to
minimise software overhead, external low-power circuitry is
used to generate hardware interrupts corresponding to Vhigh
and Vlow. A schematic of this hardware is shown in Fig. 9.
Here, a potential divider is used to coarsely reduce the input
voltage to a level appropriate for the analogue comparator.
An SPI controlled digital potentiometer is then used to more
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Fig. 9. Schematic of the voltage monitoring hardware.
finely reduce the voltage as directed by the processor, hence
allowing the processor to set and adjust the threshold voltages.
A comparator generates the interrupt signal which is passed
through an n-channel MOSFET stage to convert the signal
level for compliance with the development board. Overall, two
of these circuits were used in order to facilitate both the ‘Low’
and ‘High’ dynamic voltage thresholds.
A. Required Buffer Capacitance
Whilst this work aims to negate the need for the large
energy buffers which are employed in energy neutral systems,
some additional capacitance is required to support the system
through the latency period when performing DVFS or core hot-
plugging. Fig. 10 shows the overheads associated with both
DVFS and core hot-plugging on the ODROID XU4. Using
this data, an estimate of the additional required capacitance
(C in Fig. 8) can be obtained by considering the worst case
scenario, where it is necessary for the system to modulate
its performance from the highest OPP (and hence maximum
power consumption) to the lowest OPP (minimum power
consumption). If the system capacitance can harbour sufficient
energy to tide the processor across this interval, it should
respond robustly to any input, provided that it is within the
bounds of feasible operation.
There are two ways in which the system may reduce its
performance in response to a sudden drop in available power. It
may, (a) perform DVFS followed by core hot-plugging, or (b)
perform core hot-plugging followed by DVFS. Both of these
scenarios were practically evaluated and the results are shown
in Table I, in addition to the capacitance which would be
required to support the board in each scenario whilst operating
at the lowest voltage. It can be observed from Table I that, of
the two approaches, approach (b) significantly outperforms (a),
and hence the additional required capacitance (C in Fig. 8) is
15.4mF. A 47mF supercapacitor was used for the experiments
in this paper to provide a safety margin and to align with
available components.
V. RESULTS AND ANALYSIS
A. Response to a Controlled Supply
Initial tests were performed using a controlled power supply
without the additional capacitor C. This permitted verification
that the SoC’s performance adapts correctly to a changing
input voltage. An example of a single data set is illustrated
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TABLE I
TIME AND CURRENT EXPENDED WHILST TRANSITIONING FROM THE
HIGHEST TO THE LOWEST OPP.
Scenario TransitionTime, δ (ms)
∫ δ
0
Idt =
Q (C)
Required
Capacitance, C (mF)
(a) Frequency, Core 345.42 0.1299 84.2
(b) Core, Frequency 63.21 0.0461 15.4
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Fig. 11. System performance using a controlled variable voltage supply.
Parameters Vwidth=335mV; Vq=190mV; α=0.238Vs-1; β=0.633Vs-1.
in Fig. 11. Here, large values of Vq and Vwidth have been
chosen for clarity of illustration. The system can be observed
responding as desired, modulating performance in correlation
with the supply voltage. It can also be observed that core
scaling is applied less often than frequency scaling, implying
that the system is selecting long term and transient perfor-
mance responses well. For example, minor fluctuations at ‘A’
are dealt with through DVFS only, whereas the response to the
sudden reduction at ‘B’ involves the disabling of some ‘big’
and ‘LITTLE’ cores in addition to DVFS.
B. Response to Energy Harvesting Supply (PV Array)
The system was then tested using energy harvested from a
1340cm2 monocrystalline silicon PV array. Fig. 12 shows the
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Fig. 12. VC over time whilst testing the system under full sun conditions.
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response of the system over a six hour period, and illustrates
the stabilisation effect that the scheme has on VC in full-sun
conditions. The use of the proposed power neutral energy
budgeting scheme results in VC remaining almost entirely
(93.3% of the time) within ±5% of the target voltage. The
target voltage was set at the solar cell’s calibrated maximum
power point (MPP), Pmax, of 5.3V. Fig. 13 illustrates the ef-
fectiveness of the scheme’s voltage stabilisation with reference
to the IV characteristics of the PV array, ensuring that the
board is always working at, or close to, the MPP. This negates
the need for additional sizeable MPPT hardware.
The extent to which power neutrality is achieved by the
proposed scheme is shown in Fig. 14 where the estimated
power available and power consumed over the course of a day
are both plotted for comparison. Available power estimation
was performed by logging the open circuit voltage, Voc(t)
of an identical, contiguous PV array, and using experimen-
tally obtained IV data to determine corresponding values for
Pmax(t). The board’s power consumption can be seen to
match closely the available power supply indicating that the
system is making good use of the available harvested power
supply, without exceeding it. Testing was performed for over
20 hours in a variety of weather conditions (full-sun, partial-
sun, cloud, and hail) to examine performance. It was found
that, in all cases, the system successfully managed to modulate
its own performance with respect to the immediately available
harvested power such that (provided the harvested supply was
sufficient) the device could perpetually sustain operation.
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TABLE II
PERFORMANCE OF POWER MANAGEMENT SCHEMES IN A 60 MINUTE TEST.
Power Management
Scheme
Avg.
performance
(Render/min)
Lifetime
During Test
(mm:ss)
Instructions
Completed
(Billions)
Linux Conservative 1.0127 00:05 24.0
Linux Powersave 0.1456 60:00 2485.6
Proposed Approach 0.2460 60:00 4200.4
C. Comparison with Linux Governors
The proposed performance scaling approach was also com-
pared to each of the default Linux power management gover-
nors whilst harvesting energy from the solar PV array. During
a one hour test, the results shown in Table II were obtained
(Performance, Ondemand, and Interactive governors could not
support any operation due to their high current requirements).
The proposed performance scaling approach outperforms all
of the available static Linux power management governors,
allowing the system to operate for the full testing duration in
addition to exhibiting enhanced performance when compared
to the Powersave governor (which statically reduces perfor-
mance to a minimum [14]), completing an estimated 69.0%
more instructions over the same time period.
D. Overheads of Proposed Approach
Fig. 15 illustrates the CPU usage of the proposed approach
compared to that of the target application. Due to the interrupt
based approach, the impact of the control scheme on CPU time
is very low, averaging at 0.104% over the full testing duration.
The power consumption of the additional voltage monitoring
hardware was also measured, and found to be 1.61mW, less
than 0.82% of the minimum system power consumption (and
0.01% of the maximum).
VI. CONCLUSIONS
This paper has proposed a novel approach for achieving
power neutral operation in energy harvesting multicore embed-
ded systems. The power neutral performance scaling approach
tracks harvested power through the use of two dynamic voltage
thresholds, and alters performance accordingly through DVFS
and DPM. The approach has been validated through both sim-
ulation and practical experimentation using a monocrystalline
PV array. Results demonstrate effective voltage stabilisation
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Fig. 15. CPU usage over time, showing overhead of proposed approach.
under all weather conditions, allowing the system to operate
perpetually without the large energy buffers associated with
conventional energy harvesting systems.
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